



Digital Group Floppy Disk Controller PCB - DG-0020 Rev C

It is necessary to write to Port7, which drives FDC ACCESS high until an interrupt occurs. However, FDC ACCESS then goes tri-state, so it is necessary to add a 1K pull-down (R-Add) so that the logic can detect interrupts.



Controller Logic




This is used to force a 01 (hex) into WR6 (see U28.2/29.2) during the state machine cycle triggered by IRQ. This causes a hardware reset of the Data Request (but not of the Index Request). See bits 0 and 1 of WR6.

BIRQ is active on:
 a) index hole detected
 b) Txbuffer empty
 c) Rxbuffer full

Latched IRQ is '1' from IRQ until 'Ext Board Access' is low at EOSM

Interrupt Logic



Notes about 'Floppy RD/WR Line's

Data is shifted MSB first, Clock-Data-Clock-Data...


Clock patterns: CBD 11000111, CBI 11010111, CBN 11111111 (MSB first)

How Marks appear on logic analyzer:

Data Mark (0xFB w/CBD) -> 11110101101111 (MSB first)


ID Address Mark (0xFE w/CBD) -> 11110101111110 (MSB first)


ASCII 'A' (0x41 w/CBN) -> 1011101010101011 (MSB first)




IMPORTANT: the Floppy RD Line on the Shugart 801 is inverted from what this expects, so you need to cut U1.3 pin 8 trace, and jumper it U1.3 pin 10.

Data Conditioner







Address Select Logic



Clock Logic




Unused Gates



It does not appear that anything drives !MASTER CLEAR
 so it is always high from it's pull-up resistor.

See Notes on "State Machine Notes" page for clarification



State machine that walks a '0' bit through the 5 stages and when it gets to the last stage
 it causes the state machine to reset to all '1's

State Machine Logic

NOTE: The logic condition which places uPD372 READ Register information on the Data Bus is DS-W/R-RS2. If these three signals are allowed to change asynchronously with respect to each other, care must be taken to insure that this condition does not become true inadvertently. The simplest method is to require that W/R and RS2 must not change state while DS is a logic one.

NOTE: RS0 and RS1 must not change state during the period from 150ns before until 10ns after the trailing edge of 01 or else register contents and DISK DRIVE COMMANDS may be modified. A simple method to accomplish this is to use a dual flip-flop to synchronize changes in RS0 and RS1 with the leading edge of 02(TTL) as shown in Figure 10.

This state machine is needed to satisfy the following uPD372 timing requirements (extracted from the datasheet.)

When reading FDC registers, the host should:

- a) setup address
- b) drive IORD line low
- b) wait until FDC Access goes low
- c) read the value from the data bus
- d) drive IORD line high


When checking for interrupts, the host should:


- a) setup address to Reg 7
- b) drive IOWR low
- c) check FDC Access line (high = interrupt)
- d) drive IOWR high

When writing FDC registers, the host should:

- a) setup address & data
- b) drive IOWR low
- c) wait until FDC Access goes low
- d) drive IOWR high

Example Read Cycle Timing






Prototype wire-wrap board attached to back of Digital Group FDC controller PCB

Likely used to hold Z80 in WAIT until FDC read data was ready, OR something with Head Load - since it uses "HLD" as a signal name, and there is evidence on the FDC PCB that the following traces were cut: Head Load (1 cut) & IORD (2 cuts)


Wired into various points on DG FDC PCB

This was likely used as a way to insert wait states into the Z80 access cycle.

DS is probably the FDC DS signal
 IND is probably the INData strobe
 HLD may be the phase 2 clock
 HLD' may hold the Z80 in wait until the FDC data register is ready to be read



HLD' used to be labelled "WAIT" (under 2nd label)



DS appears to reset this feature, and must go low before count can proceed
 IND appears to be used to 'gate' the HLD pulses
 HLD appears to be some clock source
 HLD' appears to be the modified version of the clock source
 NB: HLD' stays low until DS re-asserted (it does NOT keep cycling)

Sockets, but not populated and no connections

